the circuit activity (events in logic simulation), whereas in research by Pomeranz and Reddy 5 the test generator aims to maximize the number of new states visited. Recently, researchers have combined fault-simulation and circuit properties 6, 7 in cases where static test-set compaction yields the embedded properties. For example, compaction can identify useful vectors that can be repeated to detect additional faults; 6 moreover, spectral properties embedded in the circuit under test can be extracted to assist generation of test vectors. 7 Generally, because logic simulation is significantly less complex than fault simulation, execution time can be far shorter. However, the fault coverage of logic-simulation-based test generators, such as Cris 2 and Locstep, 5 can be inferior for large circuits when compared with that of fault-simulation-based, state-of-the-art test generators such as Strategate, 4 Proptest, 6 and Spect. 7 In this article, we present an efficient logicsimulation-based test generator that executes significantly more quickly than its fault-simulationbased counterparts. This test generator's fault coverage compares favorably with that of the latest techniques for large sequential circuits.
Motivation and concept
Hard faults generally require reaching hardto-reach states during testing. Therefore, Pomeranz and Reddy 5 developed a test generator that aims to drive the fault-free circuit to as many new states as possible. However, because large sequential circuits have many states reachable by testing, the fault coverage can level off prematurely. This situation is often due to the indiscriminate addition of new states.
Indiscriminate adding of new states is ineffective because some state variables belong to the data path and others belong to the control path, so maximizing the new states on the data path generally does not play as significant a role as maximizing those on the control path. This implies that we should not treat the entire state as a whole in optimization, because excessive noise from those unimportant states could misguide the test generator. Partitioning the state can help weed out the noise. Figure 1 shows how state partitioning can remove the noise and provide better guidance in the search space. Figure 1 shows a circuit with eight flip-flops. Let us partition global state S into partial states S 1 and S 2 . We denote a distinct partial state as hexadecimal; for example, the number 5 represents partial state 0101 appearing on partition S 1 . We use the same notation for S 2 we are working with a gate-level circuit description. Therefore, we take an alternative approach that orients the partition to best suit our objective of achieving high fault coverage. We first partition the state into subgroups based on each flipflop's controllability (FF controllability). We group flip-flops with similar ranges of controllability values together. Then we use a GA-based engine to search for a sequence that maximizes partitioned-state reachability. 8 Another technique, reset signal masking, guides the search to avoid revisiting previously visited states for each partition. As test generation progresses, the test generator dynamically alters state partitioning using the circuit's structural information that corresponds to the remaining undetected faults, to further improve fault coverage.
Reset signal masking
We introduced the reset signal masking technique to help state traversal. 9 Because our goal is to reach as many useful states as possible, our search must not frequently return the circuit to an old or reset state. Therefore, we want to mask those primary inputs (PIs) to a value that will prevent the circuit from being reset or partially reset. We use parallel simulation to identify the circuit's reset or partial-reset PIs and perform the masking as part of the GA process.
To demonstrate the effectiveness of reset signal masking, we implemented a test generation procedure that maximizes global state activity. In this procedure, we use the GA to optimize and pick, from a cluster of candidate sequences, the best sequence that maximizes the number of global states visited. The sequence length is 10. We append the selected best sequence to the test set. The test generator performs this procedure repeatedly until a total of 100,000 vectors are generated. For global states, we consider all flip-flop values in deciding if a new state appears in a state table. This is in contrast to partial states, which result from state partitioning.
We tested the test generation procedure both with and without reset signal masking. 1 We ran both experiments on a Pentium 4, 1.8-GHz machine with 512 Mbytes of RAM and the Linux operating system. As the results in Table  1 show, in circuits s1423, s35932, b15, and b22, reset masking greatly improved the fault coverage-for example, in s1423, reset signal masking helped detect 201 more faults than without signal masking. For b15 and b22, this difference increased to about 5,649 and 8,751. In s35932, the fault coverage reached in just 25 seconds was almost as high as reported by far more complex sequential test generators such as Strategate and Proptest, which require hours of computation. For circuits s5378 and s38417, no reset masking was applied because no biased reset PI was available.
State partitioning methods
Although reset signal masking can yield excellent fault coverage results, the coverage we attained was still not as high as that obtained by state-of-the-art sequential test generators. By adding state partitioning to our test generation framework, we can detect still more faults, and our results match those achieved by other researchers for many circuits. 4, 6, 7 Random partitioning
As Figure 1 shows, we must address two problems to accomplish state partitioning:
I how to group flip-flops into different partitions, and I how to assign weights to different partitions.
We first attempt the simplest partitioning heuristic-random partitioning and random weights-to show how even simple partitioning can influence test generation results. In random partitioning, given N partitions, the state variables are randomly and evenly distributed into N groups, each group (except the last one) having the same number of flip-flops. We randomly assign integer weights from 1 to N to these N groups, denoted by partition S j , j = 0, … , N -1. During logic simulation, we store statistics of both global states and partition states into two separate tables: global state table T global , which stores every distinct full state reached in logic simulation, and partitioned state tables T 0 , … , T N-1 , which contain the projection of the full state onto each of the ith partitions. Therefore, each partition S j manages a state table, T j .
After we determine the state partition and partition weights, we invoke the same test generation procedure as used earlier. But the fitness function in a GA is more complex because of the state partition. We compute it as the following formula:
where N is the total number of partitions (we set it to 5), and W j is the weight assigned to partition S j . U j = 10 if the partial state on partition S j is a new state in its partial table, T j . U j = 1/n s if the partial state on partition S j is an old state for T j , where n s is the number of times this partial state has been visited during logic simulation.
This fitness function gives preference to both new and less-visited states appearing in strongly biased state partitions (with higher W j values). We compute the fitness by simulating each candidate sequence in the GA population. Parallel logic simulation evaluates 32 candidate sequences simultaneously to reduce computational cost. No fault simulation is involved until the GA has selected the best candidate sequence to add to the test set. At that point, fault simulation drops the faults detected by this sequence. The sequence length is set to 10 for all simulations. Thus, the test set grows at a rate of 10 vectors for every GA optimization procedure. We ran the same test generation procedure for the partitioning method as we did with reset signal masking but with random-state-partitionbased fitness incorporated into the GA engine. Table 2 lists our results for two cases: without and with random-state partitioning. We applied reset signal masking in both cases.
In this table, the results reported under the column "No partition" are identical to those shown in Table 1 under the column "With reset signal masking." As Table 2 shows, random partitioning has significantly improved fault coverage for most circuits. For s1423, the number of detected faults reached 1,414, which is as high as results achieved with Strategate. For s5378, div16, b15, and b22, the improvement was also quite dramatic. The exceptions are s35932 and s38417. For the former, since the fault coverage achieved by reset signal masking was already very high, state partitioning yielded minimal benefit. For the latter, we believe that the s38417 circuit requires intelligent partitioning methods rather than random partitioning. 
FF-controllability-based partitioning
In a given sequential circuit, some state variables are less controllable than others. Less activity typically occurs in these flip-flops. For the circuit to traverse more useful states, it is often desirable to stimulate more activity on these less-active flip-flops. Therefore, the first intelligent partitioning method we employ is based on FF controllability. We perform a logic simulation of N random vectors (typically, N is set from 500 to 1,000) and record the number of times each FF i is set to 0 and 1, denoted by To partition the state, we group each FF i into a subgroup S j , according to its bias value. Five bias value ranges are considered: {a i , a i+1 }, where a i = {0.0, 0.2, 0.4, 0.6, 0.8, 1.0}. If the bias value of FF i falls into any of these five ranges-for example, {a j , a j+1 }-then FF i is grouped into subgroup S j . The number of flip-flops in each subgroup S j is the size of the partition. We also assign a weight W j for each S j , just as subgroups with larger bias values are assigned larger weights. Table 3 shows how FF-controllability-based partitioning, with reset signal masking, can yield more improvements over no partitioning and random partitioning. The results for no partitioning and random partitioning are the same as those in Table 2 .
You can see from Table 3 that for circuit s1423, one more fault was detected than with random partitioning, and the time was reduced by about 75%. For s5378, 27 more faults were detected and the time was nearly halved. We observed the same phenomenon for div16, s38417, b15, and b22. Particularly for div16, the number of detected faults (1,855) already surpassed those detected by Strategate (1,614) and Proptest (1,652).
Structure-based partitioning
Although FF-controllability-based partitioning with GAs and reset signal masking has achieved far higher fault coverage than previous methods, it has not yet matched the results reported by other complex sequential test generators. The reason is that the fault coverage becomes saturated when the partition cannot provide further guidance for those hard faults. This is because the FF-controllability-based partitioning primarily targets the harder-to-control flip-flops. For the remaining hard faults, we need to further refine the search space; we need fault-related information to adjust the partitioning when the fault coverage begins to level off. This leads to dynamic partitioning-a more intelligent and adaptive partitioning methodusing the undetected faults' structural information. In Pomeranz and Reddy's work, 10 a dynamically selected subcircuit (instead of the complete circuit) reduces the test generation cost. Chickermane and Patel, on the other hand, proposed a fault-oriented method for choosing flipflops for partial scan. 11 Both methods attempt to associate the circuit's structural information with the fault site. We followed similar steps to locate those flip-flops that have more influence on excitation and propagation of the remaining faults and group them together. We use the algorithm in Figure 2 to score each flip-flop according to its structural location related to the target faults:
In the above algorithm, the influencing cone is the fan-in cone for signals on the fault's propagation path. Typically, N and M are set to 100 and 5. Figure 3 shows an example.
The fault site is marked X in the figure. According to the definition, FF 1 and FF 2 are in the fault's fan-in cone; they will influence the fault's excitation. FF 3 and FF 4 are in the fault's influencing cone, so they control the fault's propagation. W excite and W prop are the weights that the algorithm gives to the flip-flop, depending on where it is located. These two values are set to either 5 or 10. If the fault has been activated, we weight propagation more than excitation; otherwise, we give more weight to excitation.
Experimental results
Here we report the experiments we performed with our proposed logic-simulationbased test generator and the results we achieved on several benchmark and industry circuits.
Test generation
We implemented the dynamic partitioning (structure-based) algorithm and integrated it into our test generation procedure. We executed the program on several ISCAS 89 (International Symposium on Circuits and Systems) and ITC 99 (International Test Conference) benchmark circuits and two industry circuits, GPIO (GeneralPurpose Input-Output bus controller) and Paulin. 12 Because state partitioning is the core of the algorithm, this test generator targets large sequential circuits having more than 50 flip-flops. However, we also report results for two circuits with fewer than 50 flip-flops-s400 and s641-to illustrate the effectiveness on smaller circuits.
In Table 4 (next page), we report the test generation results for these circuits by the following test generators:
5 a logic-simulation-based test generator that targets maximizing global states visited (no state partitioning); I Hitec, 1 a deterministic test generator;
I Strategate, 4 a GA-and fault-simulation-based test generator (using a Hewlett-Packard 9000 J200 machine with 256 Mbytes of memory); and I Proptest, 6 a compaction-, fault-simulationbased test generator (using a Pentium II 400-MHz workstation). Table 5 lists our experimental results. We applied reset signal masking in all cases, which generated 100,000 vectors. In the rightmost column under "Dynamic partition," we show the test generation results with dynamic state partitioning applied. In the three other cases, we list results obtained with no partitioning, random partitioning, and FF-controllability-based static partitioning.
For each circuit, we list the number of detected faults and test generation time from each method. Comparing our results from Table 5 to those in Table 4 shows that our dynamic-partition-based test generator has achieved fault coverage comparable to Strategate, as well as to Proptest on hard-to-test circuits, generally with a shorter execution time. For example, for circuit s1423, Strategate detected 1,414 faults in 4,572 seconds, Proptest detected 1,416 faults in 277 seconds, and ours detected 1,415 in 147 seconds.
Results were most dramatic with circuit b15. For b15, Strategate detected 17,921 faults with 83,465 vectors in 1,515,498 seconds, and Proptest detected 18,257 faults in 58,244 seconds. Our dynamic partitioning technique detected the most faults-18,276-in only 4,555 seconds.
For circuit s35932, the execution time was far shorter than all the others. For div16 and s38417, our approach also achieved the highest fault coverage. Likewise, the performance was also far better than Hitec's and Locstep's for all circuits.
For the two industrial circuits, GPIO and Paulin, our methods showed significant performance improvement in execution time over Hitec and Strategate, although the fault coverage yielded was about the same in GPIO and slightly higher in Paulin. The results were similar for the two smaller circuits, s400 and s641. Table 5 also shows that a dynamic-partitionbased approach can speed up the test generation time against the static-partition-based approach. For example, for s1423, although both approaches detected 1,415 faults, the dynamic approach reduced the time from 2,890 seconds in the FF-controllability-based approach to 147 seconds.
The GPIO circuit is a typical example, showing how dynamic partitioning outperforms the static-partitioning and no-partitioning methods. The number of detected faults climbed to 2,843 with dynamic partitioning, whereas the no-partitioning and random-partitioning methods remained below 1,000, and FF-controllabilitybased partitioning remained below 2,000.
Circuit b15 is a different case, in which the dynamic-partitioning approach performed worse than static partitioning. The reason was that our dynamic partitioning algorithm is a heuristic and might not always provide the correct searching direction. For large circuits like div16, b15, and b22, our test generation times were longer because of the fault simulation of the 100,000 generated vectors. In fact, 90% of the test generation was spent on fault-simulating the test set.
Test-set compaction
The number of test sets generated by our approach in Table 5 was high (an upper limit of 100,000 vectors were generated for each circuit). Generally, this class of test generators yields longer test sets than deterministic or compaction-based methods. However, with a postcompaction step, we can reduce the test sets significantly. We applied a static test-set compaction procedure to the test sets generated by our method; Table 6 shows the results. The "Original test length" column reports the actual test-set length corresponding to the fault coverage achieved in Table 5 . The "Compacted test length" column reports the test-set length after compaction. For instance, for s5378, the original test set of 12,144 vectors was compacted to only 1,123 vectors, to achieve the same fault coverage. Likewise, in circuit s35932, the initial test-set length by our technique was 568. After compaction, only 208 vectors are needed to achieve the same coverage. 
